We report on a novel rectification phenomenon in a 2-D lattice network consisting of N × N sites with diode and AC source elements with controllable phases. A phase cascade configuration is described in which the current ripple in a load resistor goes to zero in the large N limit, enhancing the rectification efficiency without requiring any external capacitor or inductor based filters. The integrated modular configuration is qualitatively different from conventional rectenna arrays in which the source, rectifier and filter systems are physically disjoint. Exact analytical results derived using idealized diodes are compared to a realistic simulation of commercially available diodes. Our results on nonlinear networks of source-rectifier arrays are potentially of interest to a fast evolving field of distributed power networks.
INTRODUCTION
The need for DC electrical power generation from AC sources is arguably the most important nonlinear problem in modern society. Interest in distributed energy networks [1] , alternative energy technologies [2, 3] and the need for energy harvesting [5] and energy scavenging [6] systems has spurred renewed interest in the problem. A very large number of configurations have been investigated for power generation from AC source networks, and extend to wireless power generation [4, 5] , rectenna arrays [7, 8] and smart grids [9] . Of particular interest is the generation of DC power, not only for its ubiquiitous use but also for efficiency in transmission over long distances with asynchronous power generators with a wide range of sources for energy harvesting. A classic configuration consists of a rectenna [10] in which diode arrays are used to rectify the output of a receiving antenna, followed by filters to provided the desired DC power. Such nonlinear networks have become very interesting recently in models in which diode elements are integrated into plasmonic structures, in the rapidly emerging new field of nonlinear metamaterials [11, 12] , among others. The ability to design and engineer local phase shifts within each element of a receiving array represents a new capability that has not been studied at all, and possible configurations remain underexplored. Lattice networks consisting of nonlinear elements like diodes have been extensively studied in statistical physics, in directed networks and percolation problems [13] , and random circuit element networks [14] [15] [16] . The range of phenomena is potentially vast even for deterministic systems. Up to now, the inclusion of voltage sources within the lattice sites has not been considered. It may be expected that integration of sources with random or varying phases at each lattice site will lead to an even richer range of phenomena. Distributed generation of power from both conventional and alternative energy sources provides motivation to study networks in which voltage sources are also distributed throughout the lattice.
In this article, we investigate rectification phenomena in a particular 2-D lattice network consisting of N 2 sites in which each lattice site consists of an AC source in a bridge-rectifier like configuration. Each lattice site shares one diode with each of its nearest neighbors, as shown in Figure 1 . The configuration is inspired by rectenna arrays, but now with the addition of AC sources at each lattice site. The system consists of N 2 AC sources, and (N + 1) 2 diodes. It can be seen that when N = 1, the configuration is identical to a classic Bridge rectifier combination. The current through the load resistor has many frequency components, with the zero frequency DC component being the most important for rectification. Our results show that an exact analytical result valid for arbitrarily large N can be derived even for such a strongly nonlinear system with idealized diodes.
MODELS
We consider how to arrange a lattice of M ≡ N 2 AC voltage sources, with suitably chosen relative phases and with diodes for rectification, to produce an almost dc source. For definiteness, consider a 2-D lattice of ele-ments arranged as shown on the right side of Figure 1 . In the next section, we present the analysis for idealized diodes, which operate in just two states determined by the bias voltage across the diode: (i) an "off' state, at negative bias, where the current is zero; (ii) an "on" state, at positive bias, where the current is an arbitrary positive value limited only by the load. In the following section, the results are compared to the results of simulations using commercially available Silicon diodes with a forward bias set by the ∼ 0.7V bandgap of Silicon, and current set by a non-zero forward resistance. For comparison, we extend the series arrangement shown on the left side of Figure 1 to the case where N 2 voltage sources are arranged in series with a load resistor R L . The total number of diodes required is 4M ≡ 4N 2 . Each diode must then be rated to carry up to the maximum total current flowing through the load resistor, which limits the utility of the series configuration. The phases of the voltage sources are uniformly distributed between zero and 2π. With the rectified sources in series, the total voltage at time t is
Clearly, this is a periodic function of time, with time period T = 2π/(ωN 2 ). For the simple case when N is an even number, we have
are the minima and maxima of V (t).
The ratio of minimum to maximum voltage is cos(π/N 2 ), and the frequency of these ripples is N 2 ω. For large N, the ripples have height πV 0 /N 2 , and are superimposed on a dc voltage of 2N 2 V 0 /π. We note that the peak current carried through each diode is approximately 2N
2 V 0 /(πR L ), which it carries for half the cycle.
For large N this current can exceed the maximum rating for the diode in the series configuration. The current load in each diode can be reduced by adopting a parallel configuration (see the left side of Figure 1 ). For M bridge rectifiers arranged in a parallel configuration, the sources have to be in phase. The fraction of the ripple in the output voltage can be seen to be just as large it would for a single rectifier, and additional filtering would be needed to get DC current through the load resistor.
These elementary statements motivate us to investigate a hybrid system that combines series and parallel combinations into the 2D lattice shown in Figure 1 , with each unit cell is mapped onto a conventional bridge rectifier. Remarkably, we find that for a special choice of phases of the AC sources, the configuration provides the advantage of reduced ripple in the rectified DC voltage of a series combination, with the advantage of reduction in peak current that is the hallmark of the parallel combination.
ANALYTICAL RESULTS
In this alternative arrangement shown on the right side of Figure 1 , diodes are placed on the vertical sides of the square, and voltage sources on the horizontal sides. Conducting strips at the top and the bottom are linked to the external load. The voltage across the source in the i'th row and j'th column is
where 0 ≤ i ≤ N − 1 and 1 ≤ j ≤ N. The sign of the voltage across a source is fixed by defining it as the difference between the voltage at the right end and at the left end of the source. Then one can verify that the voltage at the j'th junction between voltage sources in the i'th row is
where 0 ≤ j ≤ N and c i (t) is a j-independent function of time in the i'th row that has to be determined. (Eq.(4) can be verified by taking the difference in the voltages at successive nodes and comparing to Eq. (3) .) The voltages V ij are then the voltages at the ends of the various diodes. The functions c i (t) can be determined by the conditions that, for idealized diodes, i) the voltage across each diode must be negative or zero ii) at least one diode per row must have a non-negative voltage across it so that current can flow from the row of voltage sources above it to the row below. This ensures that t) . Similar reasoning can determine the voltages at the conducting strips at the top and bottom of the lattice. To understand the results obtained, we first consider a continuum approximation, where the number of nodes in each row is very large. From Eq.(4), the voltage across any row is a sinusoidal curve with amplitude N V 0 /(2π). The sinusoidal curve for each row is upside down compared to the adjacent rows. (The curve in each row is also shifted horizontally by a phase of 2π/N 2 with respect to the preceding row, but this shift is neglegible in the N → ∞ limit.) From Eq.(5), we immediately obtain
where φ i (t) = ωt + π/N + 2πi/N 2 . Thus c i+1 (t) − c i (t) = N V 0 /π. By the same reasoning, the voltages of the two conducting strips are c 0 (t) − N V 0 /(2π) and c N −1 (t) + N V 0 /(2π). Therefore the voltage difference between the two conducting strips is N 2 V 0 /π, and a DC current flows across the load resistor.
With an understanding of the behavior of the ideal phase cascade shown in the N → ∞ limit, we now consider the case of a finite lattice, with N an even number for simplicity. The displacement in the sinusoidal curves for successive rows, i.e. c i+1 (t) − c i (t), is obtained by the condition
Because N is even, replacing j → j + N/2 changes the sign of both cosine terms. Since the minimum over all j is taken, the factor of (−1) i can be dropped. We can also replace the minimum with the maximum, with a change of sign, with ∆c i ≡ c i+1 (t) − c i (t):
The voltage of the conducting strip at the top of Figure 1 is
where we have used the fact that j → j + N/2 reverses the function. The voltage of the conducting strip at the bottom of Figure 1 is similarly
where we have replaced j with j − 1 to absorb a phase of 2π/N from 2πi/N 2 . The voltage difference between the two conducting strips can be obtained by subtracting these two equations. It is convenient to write this as
by formally extending Eq. (7) to i = N −1 with j → j −1, where
For the first part of Eq.(11), using Eq. (8),
where we define ωτ = π/N +π/N 2 , and we have used the periodicity of the summand with respect to i → i + N to change the limits of the sum. This is a periodic function of time, with a period of 2π/(ωN 2 ). If 0 < ωt < 2π/N 2 , which covers one time period, every term in the sum on the right hand side of Eq. (13) is maximized at j = 0. Thus the minima and maxima of c
and
. (15) The ratio of the two is cos(π/N 2 ). Thus for large N, c N (t) − c 0 (t) tends a dc voltage of magnitude N 2 V 0 /π, with ripples whose frequency is N 2 ω and height is πV 0 /(2N 2 ). We now turn to δV (t). From Eq. (12), δV (t) is periodic with a period 2π/(N ω). Furthermore, δV (t) = 0 unless the two cosine functions have their maxima at different values of j. The first cosine has its maximum at j = 0 for −2π/N < ωt − 2π/N 2 < 0, while the second cosine has its maximum at j = 0 for −2π/N < ωt < 0. Thus δV (t) is non-zero within the narrow time interval 0 < ωt < 2π/N 2 , or more generally, 0 < ωt + 2mπ/N < 2π/N 2 for integer m. The maxima of δV (t) occur when ωt + 2mπ/N = π/N 2 . It is easy to evaluate Eq.(12) at ωt = π/N 2 and verify that
Combining with the result of the previous paragraph, ∆V (t) has a ripple of height πV 0 /(N 2 ) and frequency N ω and a ripple of height πV 0 /(2N 2 ) and frequency N 2 ω, superimposed on the dc voltage N 2 V 0 /π. We now compare the square lattice with N 2 voltage sources to N 2 full-wave rectifiers in series. For a distributed voltage source, it is reasonable to choose the amplitude of the individual sources to scale as ∼ 1/N, i.e. V 0 = V c /N. Then, the DC voltage for the square lattice is N V c /π, compared to 2N V c /π for the rectifiers in series. On the other hand, for large N there is only one diode per source instead of four. As mentioned earlier, for a load R L the maximum current flowing through each diode is 2N V c /(πR L ) for the series configuration. Similarly, for the square lattice with idealized diodes, the maximum current is N V c /(πR L ) because at any instant the current flows from top to bottom along a unique set of diodes. However, with realistic diodes, the current is distributed over numerous parallel 'channels', reducing the maximum current. (Without numerical simulations, it is not obvious whether the number of channels n is O(1) or O(N ).) Thus for the same current flowing through the load resistor, it is easier to exceed the maximum rating of the diodes for rectifiers in series. The maximum voltage across a diode when it is reverse biased is V 0 = V c /N for the rectifiers in series. For the lattice, the maximum reverse biased voltage can be approximately obtained from the continuum approximation, as 2N V 0 /π = 2V c /π. Both of these are well behaved for large N. Finally, the power dissipated in the diodes is non-zero if they are not ideal. Since
the instantaneous power dissipated is
where the sums run over the forward and reverse biased diodes respectively. For the lattice, there are O(N 2 ) reverse biased diodes with O(1) voltages across them, and the power dissipated in them is O(N 2 ). For the forward biased diodes, if the current flows along n channels, there are O(nN ) forward biased diodes each with a current O(N/n) flowing through it. The power dissipated in the forward biased diodes is thus O(N 2 ln N ). By comparison, for the rectifiers in series, there is an O(N ) current flowing in O(N 2 ) forward biased diodes, so that the power dissipated in them is O(N 3 ln N ). Our results show prefect rectification can be achieved using a nonlinear network consisting of a lattice of AC sources. This work provides an interesting example of an exact result that can be established for an infinite nonlinear network, consisting of ideal bridge rectifiers that are of interest for distributed energy generation. In the next section, simulations with realistic diodes confirm the exact results derived here. Importantly, the phase cascade sequence described is independent of frequency, and perfect rectification can be achieved for a wide range of frequencies, which makes it attractive for energy harvesting and distributed energy networks.
NUMERICAL SIMULATIONS
Simulations were performed in MATLAB Simulink, using Silicon diodes, with model parameters selected for a General purpose Rectifier Fairchild 1N4004). The amplitude of the AC sources was set at 10 V, and the frequency was set to 10Hz, driving a load a 1 kΩ load resistor. Current probes were used to measure the load current, and the current and voltage difference across selected diodes and AC power sources. The load current was used to derive the load power. Shown in Figure 2 are the results of the simulation of the power for the 2-D square lattice with the Phase Cascade Array.
The simulations were used to calculate the representative duty cycle of the Phase Cascade Array, compared to the series configuration in Figure 3 . It is evident that in the Phase Cascade Array, the peak current is lower, and the duty cycle also lower than in the Series configuration, reducing both thermal load and easing the limits on the forward current. Fast Fourier Transforms of the time series were used to calculate the power spectrum in the load resistor. Figure 4 shows a comparison of the power spectrum for the Phase Cascade Array compared to the series configuration.
